

[USPTO PATENT FULL-TEXT AND IMAGE DATABASE](#)

(1 of 1)

United States Patent
Hartnett

6,754,295
June 22, 2004

Method and apparatus for synchronizing data transmission and reception over a network

Abstract

In one embodiment, the invention is directed to methods and system for converting an analog signal to digital samples for transmission over a communication network, and for converting digital samples received over a communication network to an analog signal. According to one feature, the system of the invention generates encoding and decoding master clocks from local oscillators, thus enabling the system of the invention to operate in environments where reliable timing signal are not available from the communication network. According to another feature, the system of the invention adjusts the frequencies of the encoding and decoding master clocks based on a connect rate to the communication network. In a further feature, the system of the invention employs encoding and decoding buffers for buffering the digital samples between a modem or a digital network access device, and signal converters to maintain a defined time relationship between digital samples being transferred between the modem or the digital network access device and the signal converters.

Inventors: Hartnett; Thomas (Westford, MA)

Assignee: Comrex Corporation (Devens, MA)

Family ID: 32469730

Appl. No.: 09/545,375

Filed: April 7, 2000

Current U.S. Class: 375/356; 375/355

Current CPC Class: H03L 7/18 (20130101); H04J 3/062 (20130101)

Current International Class: H03L 7/18 (20060101); H03L 7/16 (20060101); H04J 3/06 (20060101); H04L 007/00 ()

Field of Search: ;375/222,376,355,356 ;380/274 ;379/399.01,352 ;370/352

References Cited [Referenced By]**U.S. Patent Documents**

3754098	August 1973	Abramson et al.
4803726	February 1989	Levine et al.
5208831	May 1993	Ueno et al.
5278865	January 1994	Amrany et al.
5432513	July 1995	Okamoto
5450452	September 1995	Kakuishi et al.

5457717	October 1995	Bellamy
5481574	January 1996	Evert et al.
5706335	January 1998	Hinderks
5781600	July 1998	Reeve et al.
5790538	August 1998	Sugar
5790891	August 1998	Solt et al.
5828696	October 1998	Gelblum et al.
5835787	November 1998	Raffman et al.
5903775	May 1999	Murray
6011955	January 2000	Tsuchiyama
6041295	March 2000	Hinderks
6332119	December 2001	Hinderks
6339756	January 2002	Hinderks
6442271	August 2002	Tuttle et al.

Foreign Patent Documents

0 718 995

Jun 1996

EP

Other References

Comrex Product Brochure, Comrex., Jul. 2000. .
 Eliminate ISDN Evils, Comrex brochure, Aug. 1999. .
 Nexus, ISDN CODEC, Comrex brochure, Oct. 1997. .
 Buddy Remote Mixer, Comrex brochure, Oct. 1997. .
 Hotline Pots CODEC, Comrex brochure, Oct. 1997. .
 "Comrex Vector Pots codec" by Steve Fluker, BE Radio, Mar. 1999. .
 Vector Pots CODEC, Comrex brochure, Jun. 1998. .
 Product Summary, Comrex Brochure, Jun. 2000. .
 Patent Cooperation Treaty, International Search Report, International Application No. PCT/US01/10500, mailed on Nov. 20, 2002, 7 pages..

Primary Examiner: Chin; Stephen

Assistant Examiner: Odom; Curtis

Attorney, Agent or Firm: Testa, Hurwitz & Thibeault, LLP

Claims

What is claimed is:

1. A method for converting an analog signal to a digital signal for transmission over a communication network, said method comprising, communicatively connecting to said communication network through a network interface, wherein said network interface is one of a modem or a digital network access device, detecting a connect rate between said network interface and said communication network, providing a local oscillator operating independently of said communication network, generating an encoding master clock signal from said local oscillator, wherein said encoding master clock signal operates at a substantially stable frequency that depends at least in part on said connect rate, receiving an analog signal, converting said analog signal into digital samples using an analog-to-digital converter operating at a selected sampling rate, wherein said selected sampling rate is related to said frequency of said encoding master clock signal, transferring said digital samples from said analog-to-digital converter to said network interface for output onto said communication network, and when transferring said digital samples from said analog-to-digital converter to said network interface, intermediately storing said digital samples in an encoding buffer having a plurality of locations, maintaining a defined time relationship between each of said digital samples while

by way of said network interface, operating a digital-to-analog converter at a selected conversion rate, wherein said selected conversion rate is related to said substantially stable frequency of said encoding master clock signal, transferring said digital samples from said network interface to said digital-to-analog converter, and when transferring said digital samples from said network interface to said digital-to-analog converter, intermediately storing said digital samples in a decoding buffer having a plurality of locations, converting said digital samples to an analog signal at said digital-to-analog converter, maintaining a defined time relationship between each of said digital samples while said digital samples are being transferred between said network interface and said digital-to-analog converter, providing a fill pointer associated with said decoding buffer, wherein said fill pointer points to one of the locations in said decoding buffer and indicates to which of the locations an incoming one of said digital samples is to be stored, incrementing said fill pointer to point to next fill one of said locations subsequent to storing one of said digital samples in said decoding buffer, resetting said fill pointer to point to a first location in said buffer in response to storing one of said digital samples in a last location of said decoding buffer, providing an empty pointer associated with said decoding buffer, wherein said empty pointer points to one of the locations in said decoding buffer storing one of said digital samples to be transferred to said digital-to-analog converter for conversion, incrementing said empty pointer to point to a next transfer one of the locations containing a next one of said digital samples to be transferred to said digital-to-analog converter, and resetting said empty pointer to point to said first location in said decoding buffer in response to transferring one of said digital samples from said last location of said buffer to said digital-to-analog converter.

13. A method according to claim 12 further comprising, monitoring a distance between said fill pointer and said empty pointer, wherein said distance is measured in relation to a number of locations between a location pointed to by said fill pointer and a location pointed to by said empty pointer.

14. A method according to claim 13 further comprising, increasing said selected conversion rate in response to said distance becoming less than a predefined closeness threshold.

15. A method according to claim 13 further comprising, decreasing said selected conversion rate in response to said distance becoming greater than a predefined separation threshold.

16. A method according to claim 13 further comprising, increasing said frequency of said decoding master clock signal in response to said distance becoming less than a predefined closeness threshold.

17. A method according to claim 16 further comprising, increasing said selected conversion rate in dependence on said increasing of said frequency of said decoding master clock.

18. A method according to claim 13 further comprising, decreasing said frequency of said decoding master clock signal in response to said distance becoming greater than a predefined separation threshold.

19. A method according to claim 18 further comprising, decreasing said selected conversion rate in dependence on said decreasing of said frequency of said decoding master clock signal.

20. A method according to claim 12, wherein said generating of said decoding master clock signal further comprises, frequency dividing a clock signal from said local oscillator to obtain a phase comparator reference signal, determining an initial divide ratio for performing said frequency dividing based at least in part on said connect rate, and phase locking said comparator reference signal to provide said decoding master clock signal at said substantially constant frequency.

21. A method according to claim 13, wherein generating a master clock signal further comprises, frequency dividing a clock signal from said local oscillator to obtain a phase comparator reference signal, determining an initial divide ratio for performing said frequency dividing based at least in part on said connect rate, and phase locking said comparator reference signal to provide said decoding master clock signal at said substantially constant frequency.

22. A method according to claim 21 further comprising, adjusting said frequency in dependence on said distance between said fill pointer and said empty pointer.

23. The method of claim 1 further comprising adjusting said frequency of said master clock to maintain said

addresses the situation in which a reliable network timing signal is not readily available.

SUMMARY

The invention is generally directed to methods and systems for converting analog signals to digital samples for transmission over a communication network, and for converting digital samples received over a communication network to analog signals. According to a feature of the invention, such conversions may be performed independent of a reliable network synchronizing timing signal.

According to one embodiment, the invention provides a coder-decoder (CODEC). In one aspect, the CODEC includes an analog-to-digital converter, a digital-to-analog converter, an encoding local oscillator, a decoding local oscillator, an encoding master clock generator, a decoding master clock generator, a modem or a digital network access device, and a controller. The modem enables the CODEC to connect to an analog communication network. Alternatively, a digital network access device could be used to enable the CODEC to connect to a digital communication network. The digital-to-analog converter converts digital samples received over the communication network by way of the modem to an analog signal. The analog-to-digital converter converts an analog signal to digital samples for transmission over the communication network by way of the modem.

According to one feature, the encoding master clock generator generates an encoding master clock signal from the encoding local oscillator, and a decoding master clock generator generates a decoding master clock signal from the decoding local oscillator. In one embodiment, the encoding master clock signal controls the sampling rate for the analog-to-digital converter, and the decoding master clock signal controls the conversion rate for the digital-to-analog converter. According to a further feature, the frequencies of the decoding and encoding master clock signals are at least in part dependent on a connect rate between the modem and the communication network.

According to one embodiment, the encoding master clock generator frequency divides a clock signal from the encoding local oscillator to obtain a phase comparator reference signal. The encoding master clock generator determines an initial divide ratio for performing the frequency divide based at least in part on a connect rate between the modem and the communication network. The encoding master clock generator then phase locks the comparator reference signal to generate the encoding master clock signal with a substantially constant initial frequency. According to another feature, the controller provides encoding buffer information to the encoding master clock generator, and the encoding master clock generator adjusts the encoding master clock frequency in dependence on the encoding buffer information from the controller.

According to another embodiment, the decoding master clock generator frequency divides a clock signal from the decoding local oscillator to obtain a phase comparator reference signal. The decoding master clock generator determines an initial divide ratio for performing the frequency divide based at least in part on a connect rate between the modem and the communication network. The decoding master clock generator then phase locks the comparator reference signal to generate the decoding master clock signal with a substantially constant initial frequency. According to another feature, the controller provides decoding buffer information to the decoding master clock generator, and the decoding master clock generator adjusts the decoding master clock frequency in dependence on the decoding buffer information from the controller.

The controller controls, among other things, the transfer of digital samples between the analog-to-digital and digital-to-analog converters and the modem. According to one feature, the controller provides an encoding buffer and a decoding buffer. The encoding buffer intermediately stores digital samples being transferred from the analog-to-digital converter to the modem. The decoding buffer intermediately stores digital signals being transferred from the modem to the digital-to-analog converter. The buffers enable the controller to maintain a defined time relationship between each of the digital samples during transfer between the converters and the modem. In the case of an acoustic CODEC, maintaining such a defined relationship reduces distortion in audio signals being processed by the CODEC. According to another feature each buffer has an associated fill pointer and an associated empty pointer. The fill pointer points to a location in the buffer where the next digital sample is to be stored. The empty pointer points to the buffer location storing the next digital sample to be transferred. In one embodiment, the controller maintains the defined time relationship between digital samples by monitoring a distance between the fill and empty pointers.

