

[USPTO PATENT FULL-TEXT AND IMAGE DATABASE](#)[Home](#)[Quick](#)[Advanced](#)[Pat Num](#)[Help](#)[Bottom](#)[View Cart](#)

Searching US Patent Collection...

Results of Search in US Patent Collection db for:

(AN/"GCT Semiconductor" AND AC/"San Jose"): 47 patents.

Hits 1 through 47 out of 47

[Jump To](#)[Refine Search](#)

PAT. NO.	Title
1 9,473,186	Method of controlling receiver gain automatically and apparatus for automatic gain control in receiver
2 9,231,632	Apparatus for interference cancellation in MIMO receiver, method for interference cancellation in MIMO receiver and MIMO receiver
3 9,065,703	Receiver using impedance shaping
4 9,014,289	Transmission method for dual digital signal through single antenna, transmitter for dual digital signal through single antenna and receiving method for dual digital signal through single antenna
5 8,583,064	Receiver for estimating and compensating for in-phase/quadrature mismatch
6 8,243,579	OFDM receiving circuit having multiple demodulation paths using oversampling analog-to-digital converter
7 8,229,028	Apparatus for measuring IQ imbalance
8 8,018,990	Apparatus for measuring in-phase and quadrature (IQ) imbalance
9 7,995,645	Apparatus for measuring in-phase and quadrature (IQ) imbalance
10 7,953,192	Receiver with fast gain control and digital signal processing unit with transient signal compensation
11 7,952,442	Integrated circuit package having inductance loop formed from same-pin-to-same-bonding-pad structure
12 7,952,435	Phase locked loop and method for compensating temperature thereof
13 7,949,324	Method for compensating transmission carrier leakage and transceiving circuit embodying the same
14 7,945,208	Radio frequency integrated circuit
15 7,812,672	Low noise amplifier having improved linearity
16 7,768,097	Integrated circuit package having an inductance loop formed from a multi-loop configuration
17 7,606,293	Bidirectional turbo ISI canceller-based DSSS receiver for high-speed wireless LAN
18 7,560,960	Frequency synthesizer using two phase locked loops
19 7,535,977	Sigma-delta based phase lock loop
20 7,515,662	Method for compensating for gain ripple and group delay characteristics of filter and receiving circuit embodying the same

- 21 [7,512,390](#)  [System and method for tuning a frequency generator using an LC oscillator](#)
 - 22 [7,436,265](#)  [Clock generator and clock generating method using delay locked loop](#)
 - 23 [7,202,741](#)  [Highly linear variable gain amplifier](#)
 - 24 [7,190,236](#)  [Apparatus and method of oscillating wideband frequency](#)
 - 25 [7,071,535](#)  [Integrated circuit package having inductance loop formed from a bridge interconnect](#)
 - 26 [7,035,351](#)  [Automatic gain control loop apparatus](#)
 - 27 [7,003,265](#)  [System and method for filtering signals in a transceiver](#)
 - 28 [7,002,410](#)  [Adaptive linearization technique for communication building block](#)
 - 29 [6,963,620](#)  [Communication transmitter using offset phase-locked-loop](#)
 - 30 [6,952,125](#)  [System and method for suppressing noise in a phase-locked loop circuit](#)
 - 31 [6,876,266](#)  [LC oscillator with wide tuning range and low phase noise](#)
 - 32 [6,850,748](#)  [RF front end with reduced carrier leakage](#)
 - 33 [6,756,828](#)  [Phase lock loop \(PLL\) apparatus and method](#)
 - 34 [6,754,478](#)  [CMOS low noise amplifier](#)
 - 35 [6,704,383](#)  [Sample and hold type fractional-N frequency synthesizer](#)
 - 36 [6,657,498](#)  [Variable gain low-noise amplifier for a wireless terminal](#)
 - 37 [6,553,089](#)  [Fractional-N frequency synthesizer with fractional compensation method](#)
 - 38 [6,538,498](#)  [Gm-C tuning circuit with filter configuration](#)
 - 39 [6,512,408](#)  [Mixer structure and method for using same](#)
 - 40 [6,510,185](#)  [Single chip CMOS transmitter/receiver](#)
 - 41 [6,498,927](#)  [Automatic gain control method for highly integrated communication receiver](#)
 - 42 [6,483,355](#)  [Single chip CMOS transmitter/receiver and method of using same](#)
 - 43 [6,424,222](#)  [Variable gain low noise amplifier for a wireless terminal](#)
 - 44 [6,424,192](#)  [Phase lock loop \(PLL\) apparatus and method](#)
 - 45 [6,404,277](#)  [Gm-C tuning circuit with filter configuration](#)
 - 46 [6,335,952](#)  [Single chip CMOS transmitter/receiver](#)
 - 47 [6,313,688](#)  [Mixer structure and method of using same](#)
-

[Top](#)[View Cart](#)[Home](#)[Quick](#)[Advanced](#)[Pat Num](#)[Help](#)